Verilog::Netlist::Net 2.351 review

Download

License:	Perl Artistic License
File size:	0K
Developer:	Wilson Snyder

Verilog::Netlist::Net is a Net for a Verilog Module.

SYNOPSIS

use Verilog::Netlist;

...
my $net = $module->find_net ('signalname');
print $net->name;

Verilog::Netlist creates a net for every sc_signal declaration in the current module.

Requirements:
Perl

Verilog::Netlist::Net 2.351 screenshot
Zoom

Verilog::Netlist::Net 2.351 keywords

Verilog::Netlist::Net 2.351
SystemC::Netlist::Net 1.261
Verilog::Pli::Net 1.702: Verilog::Pli::Net is a Verilog PLI tied net access hash. SYNOPSIS use Verilog::Pli::Net; $NET{"hier.signal"} = 1; pri
Signs 0.6.2: Signs is a tool for logic synthesis and gate level simulation
HDLmaker 7.4.4: HDLmaker is a tool for generating Verilog designs
Pyspice 0.2: Pyspice is a SPICE pre-processor written in Python, inspired by the Perl SPICE pre-processor spicepp by John Sheahan
Covered 0.4.8: Covered is a Verilog code coverage analysis tool

Verilog::Netlist::Net 2.351 review

Alternative/similar